


In this lecture, we will first examine practical digital signals. Then we will discuss the timing constraints in digital systems. The important concepts are related to **setup** and **hold times** of registers and how these, together with delay time of combinational circuit, determine how fast a digital system could run at.



Shown here is a digital signal produced by an ARM microcontroller as measured with a digital oscilloscope. This ARM microcontroller uses the 3.3V logic standard, the same as we use with the DE10-Lite board in Lab-in-a-Box. The waveform has both overshoots and undershoots immediately after the rising and falling transitions. Part of the overshoots are due to the scope probe (and the inductance in the ground lead). However, even on-chip digital signals have some degree of overshoots. Furthermore, there could also be spurious signals (i.e. noise) coupled onto any digital signals.

Fortunately, digital signals are characterised as low ('0') or high ('1') by threshold voltages. Shown on the right are the digital thresholds defined for 5V TTL logic and 3.3V logic.


Let us consider the high logic level for 3.3V logic. Two threshold voltages are defined:

Voh = output high threshold voltage – all logic circuits with a high output will drive a circuit node at 2.4V or higher.

Vih = input high threshold voltage – all logic circuits will regard an input voltage as high ('1') if it is 2V or higher.

The difference Voh – Vih = 0.4V is the margin of error between the driving circuit and the input circuit. It is called the **noise margin**. It is the amount of overshoot, undershoot or noise that could be tolerated on a digital signal wire without it being interpreted wrongly by the circuit.

Note that 3.3V logic is actually compatible with 5V TTL logic (i.e. they have the same threshold voltages). Most 3.3V input pins are 5V tolerant, meaning that it can withstand a signal up to 5V without damaging the internal circuit.




Registers (D-FFs) are used everywhere in digital circuits. Using registers has the advantage of: 1) **synchronising** all activities to a clock signal; 2) **isolate** different part of the digital systems between registers (because the registers block the signal until the next active edge of the clock; 3) makes timing consideration much easier to handle.

In the circuit shown here, the D-flipflop is triggered on the rising edge of the clock. The value in DATA is sampled and stored, and keep as output Q. However, for reliable operations, DATA MUST BE STABLE some time before the rising edge of CLOCK. This time is known as **setup time** t_s . This time is needed because there is internal propagation of the DATA signal which must be taken into account. As a result, for the D-flipflop to work, such internal delay is specified as the flipflop setup time requirement.

Similarly, DATA MUST BE STABLE and holds its value some time after the rising edge of CLOCK. This time is known as hold time $t_{\rm H}$.

What happens if data changes within the setup/hold time window? The Q output becomes unknown (could be '1' or '0', or at a voltage level that is between the two). Eventually Q will go to '0' or '1', but the time it takes to reach the stable Q value is random! Such a state of the flipflop is known as a "**metastable**" state.





The waveforms shown here illustrates what happens when setup time violation occurs. The Data Out signal becomes indeterminate for a period of time before settling down to either 0 or 1.

Why would this cause circuit to fail. This metastable logic signal could be captured by two different D-FFs, one could resolve its output A to '1', and another could resolve its output B to '0'. Therefore the same logic signal could be interpreted by the circuit as two different logic values.

Metastability is a problem that arises when an external input NOT synchronised to the system clock is fed into our synchronous circuit. Since the input signal could change anytime relative the the clock edge, metastability will occur. It could also happens when a signal crosses from one clock domain (Clock1) to another clock domain (Clock2).

To avoid the metastable signal causing error in the digital system, one could use a synchronization chain as shown below.






Let us consider two systems A and B, and we want to send digital data between them. The obvious method is to send the digital data one bit at a time. Such serial communication method has many advantages: 1) It is very simple to do; 2) it only needs very few wires linking between the two systems.


If the communication is governed by a clock signal, it is a synchronous bit-serial transmission system. Here we need a clock signal and a data signal. Since in most cases, we are interested in data that are more than one bit (for example, you may be interested in a block of data occupying, say, 134 bits). This block of data is known as a "**frame**". To identify when a frame of data starts, we may need another signal FRAME to indicate where the first bit starts.

In this example, the sender is triggered on the falling edge of the clock, and the receiver (at B) is triggered on the rising edge of the clock.




Here is the timing diagram for the data travelling from A to B via a synchronous serial link. CA is the clock signal to module A. It also supply CB, but CB is delayed by t_c due to the propagation from A to B.

DA changes $t_{\mbox{\tiny P}}$ after the falling edge of the clock. The propagation delay of the data signal is $t_{\mbox{\tiny D}}.$




In order to guarantee reliable working of the serial interface circuit, the rising edge of CB must become stable outside the setup time window (shown in light blue).



In order to consider the timing constraints for this circuit, we only need to focus on the receiving FF B. We ask the questions:


1.When DB is sampled on the rising edge of CB, is DB stable or not? The answer to this question produces the setup time requirement constraint. Here we consider what causes DB to change (the falling edge of CA), and how long it takes for this change to propagate to DB ($t_P + t_D$). Then we add the setup time to this (because CB MUST BE STABLE t_S before the clock edge). This must then be shorter than the time a which DB is sampled by CB. That is, this must occur on the rising edge of CB (which is $\frac{1}{2}T + t_C$).

2.After DB is captured by the FF, will DB holds its value long enough? We now examine after sampling, when will DB change next. This occurs at T + $(t_p + t_D)$, and produces the hold time constraint.




Let us plug some numbers into the system here. Note that timing constraints such as t_P may be specified as a range of values. In this case $0 < t_P < 10$ ns. You must choose the maximum value (worst case) for parameters on left side of <, and minimum value on the right side of <.

Here we can calculate the minimum period (and hence the maximum frequency) that the circuit can operate reliability without violating either the setup time or the hold time constraints.




When do you need to consider these inequalities? Whenever you consider sequential circuits where the data and/or clock signals are derived from the same source.




Now let us consider the Verilog specification for a 16-bit up-counter. The red arrows here indicates the delay paths from the rising edge of the clock to the Q output, then through the logic block D=Q+1 and you must also add in the setup time of the flipflop.

Note how this counter is specified in Verilog.




If you implement this on the Cyclone III FPGA, you can use the **timing analyser**, known as **TimeQuest**, in Quartus to work out the timing constraints for you. This reports that the maximum operating frequency of the counter is 498.5MHz. However, due to the limitations of the pins, the maximum observable frequency is 250MHz. This is because the pins and pads of the chip is rather slower than the internal logic.

For this year, we have upgraded to a MAX10 FPGA, and the actually frequency of the counter will be different than that shown here. However, the underpinning principle is the same.



For this circuit, it also reports the timing slack. We are running the clock at 20ns period or 50MHz. Then the setup time slack is 17.721ns. That is D settles to its final value 17.721ns earlier than it is required.

Slack time is a measure of the margin you have before the circuit stops working reliability. (Values will be different for MAX10 FPGA this year.)



Hold time slack is reported here to be 0.57ns.